

# Improved Ge Surface Passivation With Ultrathin $\text{SiO}_X$ Enabling High-Mobility Surface Channel pMOSFETs Featuring a HfSiO/WN Gate Stack

Sachin Joshi, Cristiano Krug, Dawei Heh, Hoon Joo Na, Harlan R. Harris, Jung Woo Oh, Paul D. Kirsch, Prashant Majhi, Byoung Hun Lee, Hsing-Huang Tseng, Raj Jammy, Jack C. Lee, and Sanjay K. Banerjee

**Abstract**—To realize high-mobility surface channel pMOSFETs on Ge, a 1.6-nm-thick  $\text{SiO}_X$  passivation layer between the bulk Ge substrate and HfSiO gate dielectric was introduced. This approach provides a simple alternative to epitaxial Si deposition followed by selective oxidation and leads to one of the highest peak hole mobilities reported for unstrained surface channel pMOSFETs on Ge:  $332 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$  at  $0.05 \text{ MV/cm}$ —a  $2\times$  enhancement over the universal Si/SiO<sub>2</sub> mobility. The devices show well-behaved output and transfer characteristics, an equivalent oxide thickness of 1.85 nm and an  $I_{\text{ON}}/I_{\text{OFF}}$  ratio of  $3 \times 10^3$  without detectable fast transient charging. The high hole mobility of these devices is attributed to adequate passivation of the Ge surface.

**Index Terms**—Germanium, high mobility, high- $\kappa$ , metal gate, pMOSFET, surface passivation.

## I. INTRODUCTION

GERMANIUM channel MOS devices have been aggressively pursued for a  $4.2\times$  (hole) and  $2.8\times$  (electron) bulk mobility enhancement over Si [1], [2] for potential introduction beyond the 32-nm technology node. A long-channel low field mobility enhancement has also been correlated with improved device performance [3]. The availability of high- $\kappa$  dielectrics for Si technology, notably HfSiO [4], provides an opportunity to revisit the poor surface passivation of Ge by its native oxides to achieve high-performance surface channel MOSFETs. Germanium devices fabricated using various high- $\kappa$  [5] and interface-passivation techniques [6]–[8] perform better than their corresponding Si control devices but

Manuscript received October 10, 2006; revised February 5, 2007. This work was supported in part by Semiconductor Research Corporation (SRC), Defense Advanced Research Projects Agency (DARPA), Advanced Processing and Prototyping Center (AP2C), and Texas Advanced Technology Program (TATP). The review of this letter was arranged by Editor B. Yu.

S. Joshi, J. C. Lee, and S. K. Banerjee are with Microelectronics Research Center, University of Texas at Austin, Austin, TX 78758 USA (e-mail: joshi@ece.utexas.edu).

C. Krug, D. Heh, and J. W. Oh are with SEMATECH, Inc., Austin, TX 78741 USA.

H. J. Na is with the Microelectronics Research Center, University of Texas at Austin, Austin, TX 78758 USA, and also with SEMATECH, Inc., Austin, TX 78741 USA.

H. R. Harris is AMD assignee at SEMATECH, Inc., Austin, TX 78741 USA.

P. D. Kirsch, B. H. Lee, and R. Jammy are IBM assignees at SEMATECH, Inc., Austin, TX 78741 USA.

P. Majhi is Intel assignee at SEMATECH, Inc., Austin, TX 78741 USA.

H.-H. Tseng is Freescale assignee at SEMATECH, Inc., Austin, TX 78741 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2007.893274




Fig. 1. EELS and EDXS elemental profiles across the Ge/SiO<sub>X</sub>/HfSiO/WN gate stack. Inset: Corresponding HRXTEM image. The SiO<sub>X</sub> and HfSiO thicknesses are 1.6 and 2.7 nm, respectively.

seldom provide significant enhancement over the universal Si/SiO<sub>2</sub> hole mobility. High-mobility Ge MOSFETs often use a buried channel architecture [9], [10], which exacerbates short-channel effects and, thus to a certain extent, negates the aim of introducing Ge channels for nanoscale devices. This report focuses on long-channel Ge pMOSFETs using an alternative deposited SiO<sub>X</sub> interfacial layer that yields a mobility of  $332 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$  at  $0.05 \text{ MV/cm}$ , a  $2\times$  enhancement over the universal Si/SiO<sub>2</sub> hole mobility in a surface channel device.

## II. EXPERIMENTAL

pMOSFETs were fabricated using a conventional four-mask process flow on Sb-doped ( $\sim 5 \times 10^{14} \text{ cm}^{-3}$ ) bulk Ge wafers from Umicore. Plasma-enhanced chemical vapor deposition (PECVD) was used to deposit 400 nm of field-isolation oxide. Active areas were patterned and etched using optical lithography and a CF<sub>4</sub>-based dry etch to remove 350 nm of the PECVD oxide. The remaining PECVD oxide was removed during a 1% HF rinse immediately prior to the gate dielectric deposition to minimize the exposure of bulk Ge to the atmosphere. An ultrathin passivation layer of SiO<sub>X</sub> was then deposited directly on the Ge surface. SiO<sub>X</sub> deposition was immediately followed by HfSiO deposition using an atomic-layer-deposition process described before [11], [12]. WN was used as one of the gate electrode materials in a series of experiments. A 220-nm-thick TaN electrode was then deposited on each of these metal gates




Fig. 2. Repeated high-frequency  $C-V$  traces on a MOSFET with grounded source and drain show hysteresis of  $\sim 100$  mV close to the flatband voltage. Inset shows gate leakage of  $\sim 1 \times 10^{-6}$  A/cm<sup>2</sup> at 1-V gate bias in accumulation.

to form the gate stack. Long-channel devices (1–100  $\mu\text{m}$ ) were fabricated in this experiment. A 10-keV  $1 \times 10^{15}$  cm<sup>-2</sup> B<sup>+</sup> implant was used to form P<sup>+</sup> source and drain regions. PECVD contact-isolation oxide was then deposited. Activation was performed after Al metallization at 400 °C for 20 min in an N<sub>2</sub> ambient. This activation anneal is sufficient to provide an  $I_{D-ON}/I_{D-OFF}$  ratio of  $3 \times 10^3$ .

### III. RESULTS AND DISCUSSION

Fig. 1 shows scanning transmission electron microscopy electron energy loss spectroscopy (EELS) and energy-dispersive X-ray spectroscopy (EDXS) line scans taken from a MOSFET. The Si and O profiles overlap at the interface with Ge suggesting that a SiO<sub>x</sub> passivation layer directly on Ge was achieved. Based on the EDXS data, the presence of Ge in SiO<sub>x</sub> and HfSiO cannot be ruled out. The amorphous SiO<sub>x</sub> interlayer and the amorphous HfSiO are believed to slow Ge diffusion into the high- $\kappa$  [13]. Segregation of Ge from SiO<sub>2</sub> is also well documented [14]. The high resolution cross sectional transmission electron micrograph (HRXTEM) image shown in the inset of Fig. 1 further indicates an abrupt Ge/SiO<sub>x</sub> interface and 1.6 nm of SiO<sub>x</sub> in the gate stack. X-ray photoelectron-spectroscopy data on companion monitor wafers (not shown) also confirmed the absence of elemental Si in the sample. Ge in both elemental and oxidized forms was observed. Indeed, Ge–O bonds are expected at the interface between Ge and SiO<sub>x</sub>, if the Si is completely oxidized. The combined physical characterization data indicate a surface channel Ge device. While a buried channel architecture may improve mobility versus a surface channel FET, it is not scalable due to exacerbated short-channel effects and may have limited relevance beyond the 32-nm node. The narrowband gap of Ge may allow supply voltage to be scaled further and reduce short-channel effects. Fig. 2 shows the capacitance voltage ( $C-V$ ) characteristics measured on a MOSFET. A hysteresis of  $\sim 100$  mV was observed, which is significantly less than that reported for HfO<sub>2</sub> on GeON interfaces [15], [16]. Frequency dispersion (not shown) is negligible between 1 and 100 kHz. Such promising results are attributed to the adequate passivation of Ge surface states by a wideband gap SiO<sub>2</sub>-like overlayer, which may




Fig. 3. Hole mobility for Ge pMOSFETs is compared with universal Si hole mobility as a function of the effective electric field for the Ge/SiO<sub>x</sub>/HfSiO/WN stack. Output characteristics are well behaved with negligible offstate gate or junction leakage as shown in the inset.

act as a barrier between the substrate and eventual trapping centers. Excellent hysteresis results for samples with HfSiO on Si(100) [11] lead us to speculate that the origin of the hysteresis may not be due to bulk trapping in the HfSiO but rather due to “border traps” [17] at the SiO<sub>x</sub>/HfSiO interface. Gate leakage shown in the inset of Fig. 2 is comparable to benchmark data for Ge [16]. The Berkeley quantum mechanical capacitance voltage (QMCV) simulation code [18] modified for Ge was used to estimate a gate stack equivalent oxide thickness (EOT) of  $\sim 1.85$  nm from the fit to the MOSCAP  $C-V$  characteristics [19]. From the TEM image, the total insulator thickness is estimated to be 4.3 nm, and a corresponding  $k$  value of  $\sim 9$  is suggested. This is much lower than the  $k$  value for HfSiO, and the degradation is attributed to the significantly thick SiO<sub>x</sub> layer. An interface state density ( $D_{IT}$ ) of  $\sim 1 \times 10^{13}$  cm<sup>-2</sup> · eV<sup>-1</sup> close to the mid-gap was extracted using the statistical model of the conductance method [19], which is considered to be one of the most sensitive methods to determine  $D_{IT}$  [20]. The interface state density is significantly high, and we speculate that the enhanced trap response arises from traps at both the Ge/SiO<sub>x</sub> as well as the SiO<sub>x</sub>/HfSiO interfaces. Further improvements to this passivation scheme may include better passivation of traps at the SiO<sub>x</sub>/HfSiO interface as well. Effective mobility was extracted using the split  $C-V$  technique. A peak mobility of  $332$  cm<sup>2</sup> · V<sup>-1</sup> · s<sup>-1</sup> at 0.05 MV/cm was observed as shown in Fig. 3. This is an enhancement of 2.0 $\times$  over the universal Si/SiO<sub>2</sub> mobility. To our knowledge, this is one of the highest mobilities reported on unstrained surface channel Ge devices (Table I). Significant enhancement ( $\sim 2.0\times$ ) is retained at fields as high as 0.7 MV/cm. This significant mobility enhancement can be achieved with adequate interface quality coupled with a high- $\kappa$  material that is capable of 90% universal SiO<sub>2</sub> mobility on Si(100) [4]. It is also important to consider the subtle differences between the two idealized alternative device configurations: 1) SiO<sub>x</sub> directly on a Ge surface and 2) One or two monolayers of epitaxial Si on Ge and a SiO<sub>2</sub> layer on top [8]. Both of these approaches are, in principle, very similar to each other and have been

TABLE I  
BENCHMARK MAXIMUM (“PEAK”) HOLE MOBILITIES INCLUDING ENHANCEMENT FACTOR OVER THE UNIVERSAL Si/SiO<sub>2</sub>,  
EOT, EXTRACTION METHOD,  $D_{IT}$ , AND SUBTHRESHOLD SLOPE REPORTED ON Ge

Gate stack on Ge	Max. $\mu_h$ (cm <sup>2</sup> V <sup>-1</sup> s <sup>-1</sup> )	EOT (nm)	Device	$\mu_h$ extraction	$D_{IT}$ (cm <sup>-2</sup> eV <sup>-1</sup> )	S.S. (mV/dec)	Ref.
<b>SiO<sub>x</sub>/HfSiO/WN</b>	<b>332</b>	<b>1.85</b>	<b>MOSFET</b>	<b>I<sub>D</sub>, split CV</b>	<b>1×10<sup>13</sup></b>	<b>96 (I<sub>S</sub>)/168</b>	<b>Present</b>
ZrO <sub>2</sub> /Pt	313	0.6-1	ringFET	I <sub>D,LIN</sub> eqn.	N.A.	N.A. (I <sub>D</sub> )	21
Si/SiO <sub>x</sub> /HfO <sub>2</sub> /TaN	250	1.4	MOSFET	split CV	2×10 <sup>11</sup> N <sub>IT</sub>	N.A. (I <sub>S</sub> )	7
GeON/LTO/Al	310	8.0	ringFET	split CV	5×10 <sup>11</sup>	82 (I <sub>S</sub> )	22
ZrSiO/Mo	230	< 2.0	—	—	N.A.	99 (I <sub>S</sub> )	13
GeON/HfO <sub>2</sub> /TaN	200	1.8	MOSFET	split CV	N.A.	80 (I <sub>S</sub> )	23
SiO <sub>x</sub> /HfO <sub>2</sub> /TaN	194	1.55	ringFET	split CV	N.A.	N.A. (I <sub>S</sub> )	24
Si/SiO <sub>2</sub> /HfO <sub>2</sub> /TaN	170	2.6	MOSFET	—	5×10 <sup>11</sup> N <sub>IT</sub>	N.A. (I <sub>S</sub> )	8
Ge/Si/SiO <sub>2</sub> /HfO <sub>2</sub> /TaN	<b>358</b>	<b>1.2</b>	<b>MOSFET</b>	<b>ID, split CV</b>	<b>2×10<sup>11</sup> N<sub>IT</sub></b>	<b>100 (I<sub>DS</sub>)</b>	<b>25</b>

successfully implemented for enhanced hole-mobility demonstrations. Our results indicate that our current approach may in fact be more beneficial for high-performance Ge MOSFETS. However, further investigation is required before the presence of a few monolayers of unoxidized Si at the top of the channel can be suggested as a possible reason for some mobility degradation. The current results definitely corroborate the well-known Si/high- $\kappa$  result: The presence of a high band gap SiO<sub>2</sub>-like interfacial layer improves mobility. The inset of Fig. 3 shows well-behaved output characteristics, with flat drain-current in the saturation region. Fig. 4 shows transfer characteristics indicating an  $I_{ON}/I_{OFF}$  ratio of about  $3 \times 10^3$ , a threshold voltage of +0.5 V, and a subthreshold slope of 168 mV/dec. Junction leakage is shown in the inset of Fig. 4. Even though high-quality junctions allow for a discussion of the actual drain-current as opposed to the often shown source current, subthreshold conduction is still dominated by junction leakage. Subthreshold slope extracted using the source current instead of the drain-current at high drain bias is significantly lower: 96 mV/dec. Further optimization of the S/D activation, as well as the area/perimeter leakage mechanisms are currently under investigation. Work-function optimization is being pursued to attain a negative  $V_T$  for the PMOS device.

A steep subthreshold slope and low  $C_{IT}$  are consistent with the significantly high mobility observed from dc  $I_D-V_G$  and split  $C-V$  measurements. However, ac conductance measurements still indicate a significant  $D_{IT}$ . These may be attributed to “border traps” [17] within the SiO<sub>x</sub> and/or at the SiO<sub>x</sub>/HfSiO interface. These defects, although observed in a gate conductance measurement, would not interfere strongly with a dc-device performance, thus allowing the high hole mobility observed in these devices. Single-pulse  $I_D-V_G$  measurements showed no drain-current degradation (data not shown), indicating minimal fast transient charge trapping; this could mean that the  $C-V$  hysteresis is primarily due to trapping at or close to the SiO<sub>x</sub>/HfSiO interfaces rather than in the bulk of HfSiO. This is currently under further investigation.

#### IV. CONCLUSION

High-mobility surface channel pMOSFETs on bulk Ge using a 1.6-nm-thick SiO<sub>2</sub>-like layer to passivate the Ge/dielectric




Fig. 4. Transfer characteristics show  $V_T = 0.5$  V at  $V_{DS} = -50$  mV,  $I_{ON}/I_{OFF}$  ratio of  $3 \times 10^3$  and subthreshold slope of 166 mV/dec. Subthreshold conduction is still dominated by junction leakage and subthreshold slope extracted from the corresponding source-current measurement is 96 mV/dec.

interface were demonstrated. Combined with HfSiO high- $\kappa$  and WN metal gate, this approach enabled a peak hole mobility of  $332 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$  at 0.05 MV/cm, corresponding to a  $2.0\times$  enhancement over universal Si/SiO<sub>2</sub> mobility. The devices show an  $I_{ON}/I_{OFF}$  ratio of  $3 \times 10^3$  without detectable fast transient charging at an EOT of 1.85 nm.  $C-V$  frequency dispersion is negligible between 1 and 100 kHz. Interface state density close to mid-gap was  $\sim 1 \times 10^{13} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  based on conductance measurements. The high mobility and steep subthreshold slope based on source-current measurements are consistent with an improved surface passivation scheme. The high  $D_{IT}$  observed from conductance measurements and a  $C-V$  hysteresis may be attributed to border traps at the SiO<sub>x</sub>/HfSiO interface. This processing scheme points to optimized SiO<sub>x</sub>/HfSiO stacks as viable candidates to enable high-mobility surface channel Ge FETs for the 22-nm technology node and beyond.

#### REFERENCES

- [1] J. J. Rosenberg and S. C. Martin, “Self-aligned germanium MOSFETs using a nitrided native oxide gate insulator,” *IEEE Electron Device Lett.*, vol. 9, no. 12, pp. 639–640, Dec. 1988.
- [2] S. C. Martin, L. M. Hitt, and J. J. Rosenberg, “p-channel germanium MOSFETs with high channel mobility,” *IEEE Electron Device Lett.*, vol. 10, no. 7, pp. 325–326, Jul. 1989.

- [3] M. S. Lundstrom, "On the mobility versus drain current relation for a nanoscale MOSFET," *IEEE Electron Device Lett.*, vol. 22, no. 6, pp. 293–295, Jun. 2001.
- [4] M. A. Quevedo-Lopez, S. A. Krishnan, P. D. Kirsch, H. J. Li, J. H. Sim, C. Huffman, J. J. Peterson, B. H. Lee, G. Pant, B. E. Gnade, M. J. Kim, R. M. Wallace, D. Guo, H. Bu, and T. P. Ma, "High performance gate first HfSiON dielectric satisfying 45 nm node requirements," in *IEDM Tech. Dig.*, Dec. 5, 2005, pp. 425–428.
- [5] S. J. Whang, S. J. Lee, F. Gao, N. Wu, C. X. Zhu, J. Sheng Pan, L. J. Tang, and D. L. Kwong, "Germanium p- & n-MOSFETs fabricated with novel surface passivation (plasma-PH<sub>3</sub> and thin AlN) and TaN/HfO<sub>2</sub> gate stack," in *IEDM Tech. Dig.*, 2004, pp. 307–310.
- [6] N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, M. F. Li, N. Balasubramanian, A. Chin, and D.-L. Kwong, "Alternative surface passivation on germanium for metal-oxide-semiconductor applications with high- $\kappa$  gate dielectric," *Appl. Phys. Lett.*, vol. 85, no. 18, p. 4127, 2004.
- [7] B. De Jaeger, B. Kaczer, P. Zimmerman, K. Opsomer, G. Winderickx, J. van Steenberghe, E. Van Moorhem, R. Bonzom, F. Leys, C. Arena, M. Bauer, C. Werkhoven, M. Meuris, and M. Heyns, "Ge deep sub-micron high K/MG PFET with superior drive compared to Si HiK/MG state-of-the-art reference," in *Proc. Int. SiGe Technol. and Device Meeting*, 2006, pp. 32–33.
- [8] B. De Jaeger, R. Bonzom, F. Leys, O. Richard, J. Van Steenberghe, G. Winderickx, E. Van Moorhem, G. Raskin, F. Letertre, T. Billon, M. Meuris, and M. Heyns, "Optimization of a thin epitaxial Si layer as Ge passivation layer to demonstrate deep sub-micron n- and p-FETs on Ge-On-Insulator substrates," *Microelectron. Eng.*, vol. 80, pp. 26–29, 2005.
- [9] D. Reinking, M. Kammler, N. Hoffmann, M. Horn von Hoegen, and K. R. Hofmann, "Ge p-MOSFETs compatible with Si CMOS-technology," in *Proc. Eur. Solid-State Device Res. Conf.*, Sep. 13–15, 1999, vol. 1, pp. 300–303.
- [10] M. L. Lee, C. W. Leitz, Z. Cheng, A. J. Pitera, T. Langdo, M. T. Currie, G. Taraschi, E. A. Fitzgerald, and D. A. Antoniadis, "Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on Si<sub>1-x</sub>Ge<sub>x</sub>/Si virtual substrates," *Appl. Phys. Lett.*, vol. 79, no. 20, pp. 3344–3346, Nov. 2001.
- [11] M. A. Quevedo-Lopez, S. A. Krishnan, P. D. Kirsch, G. Pant, B. E. Gnade, and R. M. Wallace, "Ultrascaled hafnium silicon oxynitride gate dielectrics with excellent carrier mobility and reliability," *Appl. Phys. Lett.*, vol. 87, no. 26, p. 262902, Dec. 2005.
- [12] P. D. Kirsch, M. A. Quevedo-Lopez, H.-J. Li, Y. Senzaki, J. J. Peterson, S. C. Song, S. A. Krishnan, N. Moumen, J. Barnett, G. Bersuker, P. Y. Hung, B. H. Lee, T. Lafford, Q. Wang, D. Gay, and J. G. Ekerdt, "Nucleation and growth study of atomic layer deposited HfO<sub>2</sub> gate dielectrics resulting in improved scaling and electron mobility," *J. Appl. Phys.*, vol. 99, no. 2, p. 023508, Jan. 2006.
- [13] Y. Kamata, Y. Kamimuta, T. Ino, R. Iijima, M. Koyama, and A. Nishiyama, "Dramatic improvement of Ge p-MOSFET characteristics realized by amorphous Zr-Silicate/Ge gate stack with excellent structural stability through process temperatures," in *IEDM Tech. Dig.*, 2005, vol. 429, pp. 429–432.
- [14] F. K. LeGoues, R. Rosenberg, T. Nguyen, F. Himpsel, and B. S. Meyerson, "Oxidation studies of SiGe," *J. Appl. Phys.*, vol. 65, no. 4, pp. 1724–1728, Feb. 1989.
- [15] N. Lu, W. Bai, A. Ramirez, C. Mouli, A. Ritenour, M. L. Lee, D. Antoniadis, and D. L. Kwong, "Ge diffusion in Ge metal oxide semiconductor with chemical vapor deposition HfO<sub>2</sub> dielectric," *Appl. Phys. Lett.*, vol. 87, no. 5, p. 051922, Aug. 2005.
- [16] A. Dimoulas, *Defects in High- $\kappa$  Dielectric Stacks*. New York: Springer-Verlag, 2006, pp. 237–248.
- [17] D. M. Fleetwood, P. S. Winokur, R. A. Reber, Jr., T. L. Meisenheimer, J. R. Schwank, M. R. Shaneyfelt, and L. C. Riewe, "Effects of oxide traps, interface traps, and 'border traps' on metal oxide semiconductor devices," *J. Appl. Phys.*, vol. 73, no. 10, pp. 5058–5074, May 1993.
- [18] [Online]. Available: <http://www-device.eecs.berkeley.edu/qmcv>
- [19] H. J. Na, C. Krug, S. Joshi, D. Heh, P. D. Kirsch, R. Choi, B. H. Lee, R. Jammy, S. K. Banerjee, and J. C. Lee, "Improved passivation and characterization of the Ge/HfSiO interface enabling surface channel Ge pFETs," in *Proc. Semicond. Interface Spec. Conf.*, 2006, submitted for publication.
- [20] E. H. Nicollian and J. R. Brews, *MOS Physics and Technology*. Hoboken, NJ: Wiley, 1982.
- [21] C. O. Chui, H. Kim, D. Chi, B. Triplett, P. C. McIntyre, and K. C. Saraswat, "A sub-400 °C germanium MOSFET technology with high  $\kappa$  dielectric and metal gate," in *IEDM Tech. Dig.*, 2002, p. 437.
- [22] H. Shang, H. Okorn-Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A. Cordes, H.-S. P. Wong, E. C. Jones, and W. E. Haensch, "High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric," in *IEDM Tech. Dig.*, vol. 8–11, Dec. 2002, pp. 441–444.
- [23] A. Ritenour, S. Yu, M. L. Lee, N. Lu, W. Bai, A. Pitera, E. A. Fitzgerald, D. L. Kwong, and D. A. Antoniadis, "Epitaxial strained germanium p-MOSFETs with HfO<sub>2</sub> gate dielectric and TaN gate electrode," in *IEDM Tech. Dig.*, 2003, vol. 433, pp. 18.2.1–18.2.4.
- [24] N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, A. Du, N. Balasubramanian, M. F. Li, A. Chin, J. K. O. Sin, and D.-L. Kwong, "A TaN-HfO<sub>2</sub>-Ge pMOSFET with novel SiH<sub>4</sub> surface passivation," *IEEE Electron Device Lett.*, vol. 25, no. 9, pp. 631–633, Sep. 2004.
- [25] P. Zimmerman *et al.*, "High performance Ge pMOS devices using a Si compatible process flow," in *IEDM Tech. Dig.*, 2006, p. 655.