Navegação por Assunto "Tech mapping"
Resultados 1-1 de 1
-
Parallel algorithms for scalable logic synthesis & verification
(2019) [Tese]The design of digital integrated circuits relies on gradually compiling a circuit specified by hardware description language into its physical implementation layout. Such a design flow is strongly dependent of a tool chain ...